

## CLAIMS

What is claimed is:

1. A system, comprising:

2

4

a first circuit having first sampling rate, wherein first circuit digitizes an inputted analog signal into an outputted first digital signal;

6

8

10

12

14

a second circuit having second sampling rate less than first sampling rate and having input connected to first circuit input, wherein second circuit digitizes the inputted analog signal into an outputted second digital signal and wherein when frequency of a first component of the inputted analog signal is less than half of first sampling rate and greater than half of second sampling rate, second circuit outputs an aliased component folded into an aliased frequency less than half of the second sampling rate and first circuit outputs a non-aliased component;

16

18

an anti-aliasing circuit having a first output and having input connected to first circuit output, wherein anti-aliasing circuit converts the non-aliased component to approximate amplitude of aliased component and folds into the aliased frequency at first output; and

20

22

a subtracter having inputs separately connected to second circuit output and to first output, wherein subtracter outputs first output subtracted from second circuit output.

2. The system as recited in claim 1, wherein the first circuit comprises a first analog circuit and a first analog-to-digital converter, wherein the input of the first analog circuit is connected to the input of the first circuit, wherein

2

4 the output of the first analog circuit is connected to the input of the first  
analog-to-digital converter, wherein the output of the first analog-to-  
6 digital converter is connected to the output of the first circuit, wherein the  
first analog circuit transforms the analog signal via an analog operation  
8 on the analog signal and outputs that transformed analog signal at the  
output of the first analog circuit, and wherein the first analog-to-digital  
10 converter digitizes the transformed analog signal input into the first digital  
signal and outputs the first digital signal at the output of the first analog-  
12 to-digital converter.

3. The system as recited in claim 1, wherein the first circuit comprises a first  
2 analog-to-digital converter and wherein the first analog-to-digital  
converter digitizes the inputted analog signal into the first digital signal.

4. The system as recited in claim 1, wherein the second circuit comprises a  
2 second analog circuit and a second analog-to-digital converter, wherein  
the input of the second analog circuit is connected to the input of the  
4 second circuit, wherein the output of the second analog circuit is  
connected to the input of the second analog-to-digital converter, wherein  
6 the output of the second analog-to-digital converter is connected to the  
output of the second circuit, wherein the second analog circuit transforms  
8 the analog signal via an analog operation on the analog signal and outputs  
that transformed analog signal at the output of the second analog circuit,  
10 and wherein the second analog-to-digital converter digitizes the  
transformed analog signal input into the second digital signal and outputs  
12 the second digital signal at the output of the second analog-to-digital  
converter.

5. The system as recited in claim 1, wherein the second circuit comprises a  
2 second analog-to-digital converter and wherein the second analog-to-

4 digital converter digitizes the inputted analog signal into the second  
digital signal.

2 6. The system as recited in claim 1, further comprising:

4 a merge circuit, wherein the anti-aliasing circuit further comprises a  
second output, wherein the anti-aliasing circuit outputs a high-pass  
6 filtered first digital signal at second output, wherein the merge circuit  
comprises inputs separately connected to the second output of the anti-  
aliasing circuit and subtracter output, and wherein merge circuit merges  
8 signal received at the merge circuit input connected to the output of the  
subtracter and the high-pass filtered first digital signal received at the  
10 merge circuit input connected to the second output of the anti-aliasing  
circuit.

2 7. The system as recited in claim 6, wherein the anti-aliasing circuit  
comprises:

4 a first high-pass filter having input connected to the input of the anti-  
aliasing circuit and output connected to the second output, wherein pass-  
6 band of the first high-pass filter passes frequencies greater than a  
preselected frequency less than half the second sampling rate;

8 a second high-pass filter having input connected to the input of the anti-  
10 aliasing circuit, wherein pass-band of the second high-pass filter passes  
frequencies greater than another preselected frequency less than half the  
12 second sampling rate; and

14 a compressor having input connected to the output of the second high-  
pass filter and output connected to the first output, wherein the

16 compressor folds the filtered non-aliased component from the second  
high-pass filter having frequency less than half the second sampling rate  
18 into the aliased frequency.

8. The system as recited in claim 6, wherein the anti-aliasing circuit  
2 comprises:

4 a first high-pass filter having input connected to the input of the anti-  
aliasing circuit and output connected to the second output, wherein pass-  
6 band of the first high-pass filter passes frequencies greater than a  
preselected frequency less than half the second sampling rate;

8  
a compensation filter having input connected to the input of the anti-  
10 aliasing circuit, wherein the compensation filter has a transfer function  
approximating the ratio of the transfer function of the second circuit to the  
12 transfer function of the first circuit;

14 a second high-pass filter having input connected to the output of the  
compensation filter, wherein pass-band of the second high-pass filter  
16 passes frequencies greater than another preselected frequency less than  
half the second sampling rate; and

18  
a compressor having input connected to the output of the second high-  
20 pass filter and output connected to the first output, wherein the  
compressor folds the filtered non-aliased component from the second  
22 high-pass filter having frequency less than half the second sampling rate  
into the aliased frequency.

9. The system as recited in claim 6, wherein the anti-aliasing circuit  
2 comprises:

- 4 a first high-pass filter having input connected to the input of the anti-  
aliasing circuit and output connected to the second output, wherein pass-  
band of the first high-pass filter passes frequencies greater than a  
6 preselected frequency less than half the second sampling rate; and
- 8 a compressor having input connected to the second output and output  
connected to the first output, wherein the compressor folds the filtered  
10 non-aliased component from the first high-pass filter having frequency  
less than half the second sampling rate into the aliased frequency.
10. The system as recited in claim 6, wherein the anti-aliasing circuit  
2 comprises:
- 4 a first high-pass filter having input connected to the input of the anti-  
aliasing circuit and output connected to the second output, wherein pass-  
band of the first high-pass filter passes frequencies greater than a  
6 preselected frequency less than half the second sampling rate;
- 8 a compensation filter having input connected to the second output,  
10 wherein the compensation filter has a transfer function approximating the  
ratio of the transfer function of the second circuit to the transfer function  
12 of the first circuit; and
- 14 a compressor having input connected to output of the compensation filter  
and output connected to the first output, wherein the compressor folds the  
16 filtered non-aliased component from the first high-pass filter having  
frequency less than half the second sampling rate into the aliased  
18 frequency.
11. The system as recited in claim 6, wherein the merge circuit comprises:

2 an interpolator having input connected to the input of the merge circuit  
that is connected to the subtracter, wherein the interpolator is configured  
4 such that the data rate at its output matches the data rate of the anti-  
aliasing circuit at the second output; and

6  
a summation circuit having one input connected to the input of the merge  
8 circuit that is connected to the second output of the anti-aliasing circuit  
and the other input connected to the output of the interpolator.

12. The system as recited in claim 11, wherein the interpolator comprises:

2  
an interpolation filter, wherein output of the interpolation filter is  
4 connected to output of the interpolator; and

6  
an expander, wherein output of the expander is connected to the input of  
the interpolation filter, wherein input of the expander is connected to the  
8 input of the interpolator, wherein the expander matches the data rate at its  
input to that of the output of the anti-aliasing circuit, and wherein the  
10 interpolation filter is a low-pass filter capable of rejecting frequency-  
scaled images created by the expander.

13. The system as recited in claim 6, wherein the merge circuit comprises:

2  
a flattening filter having input connected to the input of the merge circuit  
4 that is connected to the subtracter, wherein the flattening filter has a  
transfer function approximating the inverse of the transfer function of the  
6 second circuit;

8  
an interpolator having input connected to the output of the flattening  
filter, wherein the interpolator is configured such that the data rate at its

10 output matches the data rate of the anti-aliasing circuit at the second  
output; and

12

a summation circuit having one input connected to the input of the merge  
14 circuit that is connected to the second output and the other input  
connected to the output of the interpolator.

14. The system as recited in claim 6, wherein the merge circuit comprises:

2

a decimator, wherein input of the decimator is connected to the input of  
4 the merge circuit that is connected to the second output and wherein the  
decimator is configured such that the data rate at its output matches the  
6 data rate of the output of the subtracter; and

8

a summation circuit having one input connected to output of the  
decimator and another input connected to output of the subtracter.

15. The system as recited in claim 6, wherein the merge circuit comprises:

2

a decimator, wherein input of the decimator is connected to the input of  
4 the merge circuit that is connected to the second output;

6

an interpolator having input connected to the input of the merge circuit  
that is connected to the subtracter, wherein the interpolator and the  
8 decimator are configured such that the data rates at output of the  
interpolator matches the data rate of the output of the decimator; and

10

a summation circuit having one input connected to output of the  
12 decimator and the other input connected to the output of the interpolator.

16. The system as recited in claim 6, wherein the merge circuit comprises:
- 2
- a decimator, wherein input of the decimator is connected to the input of
- 4 the merge circuit that is connected to the second output;
- 6
- a flattening filter having input connected to the input of the merge circuit
- 8 that is connected to the subtracter, wherein the flattening filter has a
- transfer function approximating the inverse of the transfer function of the
- second circuit;
- 10
- an interpolator having input connected to the output of the flattening
- 12 filter, wherein the interpolator and the decimator are configured such that
- the data rates at output of the interpolator matches the data rate of the
- 14 output of the decimator; and
- 16
- a summation circuit having one input connected to output of the
- decimator and the other input connected to the output of the interpolator.
17. The system as recited in claim 16, wherein the interpolator comprises:
- 2
- an interpolation filter, wherein output of the interpolation filter is
- 4 connected to output of the interpolator; and
- 6
- an expander, wherein output of the expander is connected to the input of
- 8 the interpolation filter, wherein input of the expander is connected to the
- input of the interpolator, wherein the expander matches the data rate at its
- 10 input to that of the output of the anti-aliasing circuit, and wherein the
- interpolation filter is a low-pass filter capable of rejecting frequency-
- scaled images created by the expander.



18. A method for analog-to-digital conversion, comprising:
- 2 digitizing an input analog signal using a first sampling rate;
- 4 digitizing an input analog signal using a second sampling rate, wherein
- 6 the first sampling rate is faster than the second sampling rate;
- 8 removing low frequency components from the result of digitizing using
- 10 the first data rate;
- 12 replicating the result of the removal step at an appropriate signal strength;
- 14 folding the result of the replication step into appropriate frequencies;
- 16 subtracting the result of the folding step from the result of the step
- 18 digitizing the input analog signal using the second sampling rate; and
- merging the result of the subtraction step and the result of the removal
- step.
19. The method as recited in claim 18, further comprising correcting the
- 2 signal strength resultant from the subtraction step prior to the merging
- step.